Transforming VHDL to Timed Automata
نویسندگان
چکیده
This report presents the transformation of behavioral VHDL programs to Timed Automata.
منابع مشابه
Formal Verification of Timed VHDL Programs
The verification of timed digital circuits is an important issue. These circuits are composed by logical gates, each of them being associated with propagation delays. The analysis of such circuits is necessary to identify critical path and adjust the clock period of the circuit or to determine the stability period of input/ouput signals. These circuits are represented by a functional model desc...
متن کاملEvaluation of Delay Queues for a Ravenscar Hardware Kernel
In this paper we present and evaluate four delay queues designed for application tailored Ravenscar hardware realtime kernels. The properties of the different queues and optimisations of them are discussed and both formal models and actual hardware implementation of the queues are presented. A transformation from timed automata to VHDL is described during the translation of the timed automata o...
متن کاملUsing Interval Petri Nets and Timed Automata for Diagnosis of Discrete Event Systems (DES)
A discrete event system (DES) is a dynamic system that evolves in accordance with the abrupt occurrence, at possibly unknown irregular intervals, of physical events. Because of the special nature of these systems, different tools are currently used for their analysis, design and modeling. The main focus of this paper is the presentation of a new modeling approach of Discrete Event Systems. The ...
متن کاملRelations of Timed Event Graphs and Timed Automata in Fault Diagnosis
This paper investigates the relations between timed event graphs and timed automata that describe discrete–event systems subject to faults. An algorithm is presented for transforming a timed event graph into an equivalent timed automaton. The relations among the models of the faulty systems provides the basis for comparing diagnostic methods that have been developed in the past for these two ti...
متن کاملTwo Examples of Verification of Multirate Timed Automata with Kronos
Multirate timed automata 2] are an extension of timed automata 3] where each clock has its own speed varying between a lower and an upper bound that may change from one control location to another. This formalism is well-suited for specifying hybrid systems where the dynamics of the continuous variables are deened or can be approximated by giving the minimal and maximal rate of change. To avoid...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2015